It seems that you're in Russian Federation. We have a dedicated site for Russian Federation.
FREE shipping on qualifying offers
FREE shipping on qualifying offers.
The Springer International Series in Engineering and Computer .
The Springer International Series in Engineering and Computer Science.
The Springer International Series in Engineering and Computer Science) U Seng-Pan, Rui Paulo Martins, José Epifânio da Franca.
U Seng-Pan, Rui Paulo Martins, José Epifânio da Franca. Скачать (pdf, . 6 Mb).
Springer International Series in Engineering and Computer Science .
Design of Very High-Frequency Multirate Switched-Capacitor Circuits, Ben U Seng Pan; Rui Paulo da Silva Martins; Jose d. Варианты приобретения.
Switched-Capacitor Circuits presents the theory and the corresponding CMOS implementation of the novel multirate sampled-data analog.
Analog circuit design sensors, actuators and power drivers : integrated power amplifiers from wireline to RF : very high frequency front ends, Published: (2008).
Design of Very High-Frequency Multirate Switched-Capacitor Circuits : Extending the Boundaries of CMOS . A novel high-speed low-power CMOS balanced comparator circuit is proposed and implemented in an 8M fully parallel analog-to-digital (A/D) converter IC.
A novel high-speed low-power CMOS balanced comparator circuit is proposed and implemented in an 8M fully parallel analog-to-digital (A/D) converter IC. A 20-MHz sampling rate with 350-mW power dissipation from a single 5-V power supply has been realized. Integral linearity of /spl plusmn/ 1/2 LSB to 8-bit conversion has been achieved through intensive transistor dimension optimization applied to the comparator circuit, instead of employing an offset canceling technique.
Nauta, Bram Vol. 869, ISBN: 0-387-28591-1 LOW-POWER LOW-VOLTAGE SIGMA-DELTA MODULATORS IN NANOMETER CMOS Yao, Libin, Steyaert, Michiel, Sansen, Willy Vol. 868, ISBN: 1-4020-4139-X DESIGN OF VERY HIGH-FREQUENCY MULTIRATE SWITCHED-CAPACITOR CIRCUITS U, Seng Pan, Martins, Rui Paulo, Epifnio da Franca, Jos Vol. 867, ISBN: 0-387-26121-4 DYNAMIC CHARACTERISATION O.
In most cases we are more interested in the circuit’s performance in real applications.
Consider a voltage divider where the shunt leg is a reactive impedance. In most cases we are more interested in the circuit’s performance in real applications. While working in the s plane is completely valid, I’m sure that most of us don’t think in terms of Nepers and imaginary frequencies.
Design of Very High-Frequency Multirate Switched-Capacitor Circuits presents the theory and the corresponding CMOS implementation of the novel multirate sampled-data analog interpolation technique which has its great potential on very high-frequency analog frond-end filtering due to its inherent dual advantage of reducing the speed of data-converters and DSP core together with the specification relaxation of the post continuous-time filtering. This technique completely eliminates the traditional phenomenon of sampled-and-hold frequency-shaping at the lower input sampling rate. Also, in order to tackle physical IC imperfections at very high frequency, the state-of-the-art circuit design and layout techniques for high-speed Switched-Capacitor (SC) circuits are comprehensively discussed:
-Optimum circuit architecture tradeoff analysis-Simple speed and power trade-off analysis of active elements-High-order filtering response accuracy with respect to capacitor-ratio mismatches-Time-interleaved effect with respect to gain and offset mismatch-Time-interleaved effect with respect to timing-skew and random jitter with non-uniformly holding-Stage noise analysis and allocation scheme-Substrate and supply noise reduction-Gain-and offset-compensation techniques-High-bandwidth low-power amplifier design and layout-Very low timing-skew multiphase generation
Two tailor-made optimum design examples in CMOS are presented. The first one achieves a 3-stage 8-fold SC interpolating filter with 5.5MHz bandwidth and 108MHz output sampling rate for a NTSC/PAL CCIR 601 digital video at 3 V. Another is a 15-tap 57MHz SC FIR bandpass interpolating filter with 4-fold sampling rate increase to 320MHz and the first-time embedded frequency band up-translation for DDFS system at 2.5V. The corresponding chip prototype achieves so far the highest operating frequency, highest filter order and highest center frequency with highest dynamic range under the lowest supply voltage when compared to the previously reported high-frequency SC filters in CMOS.